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ABSTRACT Network-on-Chip (NoC)-based multiprocessor system-on-chips (MPSoCs) are becoming the
de-facto computing platform for computationally intensive real-time applications in the embedded systems
due to their high performance, exceptional quality-of-service (QoS) and energy efficiency over superscalar
uniprocessor architectures. Energy saving is important in the embedded system because it reduces the oper-
ating cost while prolongs lifetime and improves the reliability of the system. In this paper, contention-aware
energy efficient static mapping using NoC-based heterogeneous MPSoC for real-time tasks with an individ-
ual deadline and precedence constraints is investigated. Unlike other schemes task ordering, mapping, and
voltage assignment are performed in an integratedmanner to minimize the processing energy while explicitly
reduce contention between the communications and communication energy. Furthermore, both dynamic volt-
age and frequency scaling and dynamic power management are used for energy consumption optimization.
The developed contention-aware integrated task mapping and voltage assignment (CITM-VA) static energy
management scheme performs tasks ordering using earliest latest finish time first (ELFTF) strategy that
assigns priorities to the tasks having shorter latest finish time (LFT) over the tasks with longer LFT. It remaps
every task to a processor and/or discrete voltage level that reduces processing energy consumption. Similarly,
the communication energy is minimized by assigning discrete voltage levels to the NoC links. Further, total
energy efficiency is achieved by putting the processor into a low-power state when feasible. Moreover, this
approach resolves the contention between communications that traverse the same link by allocating links
to communications with higher priority. The results obtained through extensive simulations of real-world
benchmarks demonstrate that CITM-VA approach outperforms state-of-the-art technique and achieves an
average ∼ 30% total energy improvement. Additionally, it maintains high QoS and robustness for real-time
applications.
INDEX TERMS Contention-aware, DAG, real-time, real-world, task, mapping, scheduling, NoC, links,
MPSoC, tiles, DVFS, DPM, CITM-VA, ELFTF, ECM, energy efficiency, QoS.
I. INTRODUCTION
Energy dissipation over the past decade in System-on-Chips
(SoCs) has become a captious design constraint as it limits
the performance, reliability and battery life [1]. Therefore,
energymanagement techniques such as Dynamic Voltage and
Frequency Scaling (DVFS) or Dynamic Power Management
(DPM) are adopted to optimize the energy consumption.
DVFS reduces concurrently the supplied voltage and fre-
quency of the DVFS-enabled processor when performance
requirement is low [1], [2]. DPM shutdowns the proces-
sor or switches it to a low-power state i.e. sleepingmodewhen
it is in an idle state and similarly wakes it up when needed [3].
Modern embedded systems use SoCs which integrate proces-
sors, memory, advanced peripherals and power management
circuitry on a single chip [4].
Multiprocessor System-on-Chips (MPSoCs) are widely
deployed in high-performance computing and application-
specific embedded systems such as gaming and aerospace
for real-time response.Moreover, they offer energy efficiency
and performance advantages over uniprocessor architec-
tures [1], [5], [6]. Thus, MPSoCs are becoming the comput-
ing engines in embedded systems for real-time applications.
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A dramatic increase in their use is expected in the upcoming
years and there will be hundreds of processors on a single
chip [5]. Subsequently, Network-on-Chip (NoC) will replace
the traditional bus-based communication due to its limited
band width, high latency and poor scalability [7].
Heterogeneous MPSoCs significantly reduce the energy
consumption and dramatically enhance the performance
compared to homogeneous MPSoCs [8]. They contain inter-
connected DVFS-enabled processors exhibiting different
power-performance profiles and computing capabilities [9],
[10]. Samsung Exynos 5422 is a popular example of hetero-
geneous MPSoC which is used in Galaxy S5 smart-phone.
It contains of high-performance ARM Cortex-A15 processor
and energy efficient ARM Cortex-A7 [11]–[13]. Few other
commercial heterogeneousMPSoCs include Cell by IBMand
Toshiba, Texas Instruments OMAPTM1510, OMAPTM3630,
Apple A5X, and SHAPES a NoC based heterogeneous
MPSoC [14].
Mapping is basically proper allocation of a set of tasks
representing an application on the processors of MPSoC
architecture in order to reduce either energy consump-
tion or enhance the performance of the system [15]. Task
mapping on MPSoCs is a well known NP-hard problem [16].
Therefore, an optimal solution does not exist subsequently,
heuristics are deployed to obtain a near optimal solution [17].
Heuristics for task mapping approaches use different formu-
lation based on Multi Integer Linear Programming (MILP)
[18], Integer Linear Programming (ILP) [7], [19]–[21] and
NonLinear Programming (NLP) [22]. Additionally searching
based algorithms are also developed using Genetic Algo-
rithm (GA) [23], [24], Ant Colony Optimization (ACO) [25],
Particle Swarm Optimization (PSO) [19], [26] and Simulated
Annealing (SA) [21], [27]. Among these algorithms, GA is
a popular and widely adopted algorithm for task mapping on
MPSoCs.
Dynamic and static are the two types of task mapping.
In dynamic mapping, the tasks are assigned to the processors
at runtime while in static mapping task set is allocated to the
processors before an embedded system runs [28]. Dynamic
mapping can fully utilize the available resources of the
embedded system but increases the optimization complexity
significantly [29]. Static mapping can be used in various real-
time Internet-of-Things (IoT) based multimedia applications
for example human gait analysis [30], remote ultrasound
system [31], object or person tracking [32], surveillance [33],
[34] and human recognition [35]. IoT paradigm has enabled
embedded systems (smart nodes, sensors, actuators) to inter-
connect them to the Internet using networking technolo-
gies for physical and/or environmental conditions moni-
toring/control purposes as shown in FIGURE 1 [36]–[38].
Quality-of-Service (QoS) is an important concept for energy
constrained embedded systems in IoT because degradation
of QoS is unacceptable in health-care and safety related
critical applications [39]–[41]. Therefore, it is important that
QoS is addressed all the time along with energy savings
in IoT.
FIGURE 1. Data flow in IoT for real-time applications.
In this work, NoC based heterogeneous MPSoC archi-
tecture with DVFS-enabled processors is considered while
contention and energy-aware static mapping for real-time
Directed Acyclic Graph (DAG) tasks with individual dead-
lines and precedence constraints is studied.
First, task mapping, scheduling, and voltage scaling are
performed in an integrated manner. Unlike other approaches
which map the tasks first and then assigns voltage levels sep-
arately. Our Contention-aware Integrated Task Mapping and
Voltage Assignment (CITM-VA) scheme guides the tasks and
communications mapping to a more energy efficient solution.
Moreover, both DVFS and DPM are integrated to reduce the
total energy consumption.
Second, the proposed CITM-VA static energy manage-
ment scheme saves communication energy by minimizing
the communication over the NoC. It further reduces the
communication energy by scaling the voltage levels of the
NoC links and assigns communications voltage level such
that communication energy is minimized. Hence the available
slack is efficiently shared between the communications and
tasks. Furthermore, contentions among concurrent tasks and
communications are resolved by prioritizing the execution
of high priority tasks and communications over low priority
ones.
Third, our experimental results are generated from sim-
ulations conducted on five real-world benchmarks adopted
from Embedded Systems Synthesis Benchmarks (E3S) [42].
The results are compared to state-of-the-art Energy-efficient
Contention-aware Mapping (ECM) static energy manage-
ment scheme developed by Li and Wu [24]. The proposed
CITM-VA approach outperforms ECM in terms of energy
savings and QoS. Compared to ECM, CITM-VA reduces the
average total energy consumption by ∼ 30%.
The rest of the paper is organized as follows: Section II
reviews existing task mapping and scheduling approaches
using multiprocessors systems. Preliminaries are discussed in
Section III. Section IV presents the proposed static contention
and energy-aware scheme. The results examined in Section V,
and Section VI concludes this paper.
II. RELATED WORK
Motivated by the fact that MPSoCs are high-performance
green computing platform several studies have investigated
the static task mapping and scheduling problem. Static task
VOLUME 6, 2018 75111
H. Ali et al.: Contention & Energy-Aware Real-Time Task Mapping on NoC-Based Heterogeneous MPSoCs
Mapping and scheduling strategies targeting energy savings
can be categorized into (A) computation (B) communication
and (C) Total.
A. COMPUTATION ENERGY REDUCTION
Srinivasan and Chatha [27] developed SA based energy opti-
mization approach called (LPPWU )sa for MPSoC platform
with DVFS-enabled homogeneous processors using bus-
based communication. The (LPPWU )sa reduced overall run
time and combined DVFS and DPM for achieving maximum
energy savings. This approach first only combines DVFS
with the scheduling and after that separately deploys DPM
at the final step to minimize the overall energy consumption.
Tosun [43] mapped periodic independent tasks on hetero-
geneous MPSoC architecture to reduce computation energy
consumption. A heuristic algorithm using the Earliest Dead-
line First (EDF) strategy is deployed for task mapping and
optimal voltage levels are assigned using DVFS. The investi-
gation assumes independent task model and does not perform
experiments on dependent tasks. Moreover, task duplication
is used which can negatively affect the memory usage of the
MPSoC platform.
Chen et al. [18] formulated the energy optimization prob-
lem as MILP using NoC based homogeneous MPSoC archi-
tecture for dependent real-time tasks represented by a DAG.
A Non-preemptive schedule is generated and discrete volt-
age level is assigned to each task for energy consumption
optimization. However, this study does not explicitly consider
communication energy overhead i.e. interprocessor commu-
nications and heterogeneous MPSoC architecture for further
energy savings.
An ILP-based meta-heuristic called Shuffled Frog Leap-
ing Algorithm (SFLA) is proposed by Zhang et al. [19] to
map real-time tasks on bus-based communication MPSoC
platform consisting of heterogeneous processors. The study
focuses only on real-time independent periodic applications
while does not consider inter-task communication and task
precedence constraints.
Tariq and Wu [22] investigated the problem of energy-
aware scheduling of tasks with conditional precedence con-
straints on shared-memory homogeneous MPSoC. Their
objective was to minimize the total computation energy.
In their approach they first map the tasks to processors and
then perform voltage scaling. They have proposed an NLP
based algorithm that assigns optimal continuous voltage level
to each task given and initial schedule. The major drawback
of their approach is that they assume processors can operate
at any voltage level between minimum and maximum voltage
and frequency levels. This is a not a practical assumption
as the processors in MPSoCs only operate on the discrete
voltage and frequency levels.
B. COMMUNICATION ENERGY OPTIMIZATION
Shin and Kim [44] considered a NoC with voltage scalable
links and proposed a GA based approach for reducing the
communication energy by finding the optimal voltages for
communications on the links. Similarly,Wang et al. [45] stud-
ied the static mapping approach deploying Adaptive Genetic
Algorithm (AGA) for communication energy management.
Chou and Marculescu [46] improved the contention of NoC
architecture for MPSoCs platform using DAG. Mapping
problem is formulated as an ILP for improving congestion
control efficiency and providing best-effort communication
in the network. A Linear Programming (LP) based heuristic
is also developed to overcome the scalability issue. However,
these studies have not considered the reduction of computa-
tion energy consumed by the processors of MPSoCs architec-
ture.
Wang et al. minimized the inter-processor communica-
tion overhead and improved memory usage and throughput
using traditional bus-based interconnect infrastructure homo-
geneous MPSoC platform. First, intra-data dependencies are
transformed into inter-data dependencies in the DAG. Sec-
ond, Heuristic Memory-Aware Task Scheduling (HMATS)
is proposed for near optimal task schedule [45]. Since the
scheduling heuristic algorithm focus only on traditional bus
based communication, therefore cannot be extended to NoC
based multiprocessor systems.
Sing et al. [47] proposed a contention-aware, energy effi-
cient, duplication-based mixed integer programming (CEED-
MIP) formulation in order to schedule task graphs on hetero-
geneous NoC-MPSoC architecture. This approach duplicates
some tasks on the processor to reduce the inter-processor
communication energy and avoid traffic congestion. The
study fails to minimize processing energy consumption. Fur-
thermore, duplication of tasks adversely affects overall sys-
tems energy savings which are not considered in the energy
model.
C. TOTAL ENERGY SAVINGS
Wang et al. [20] optimized communication and computation
energy for real-time streaming DAG task using bus com-
munication based homogeneous MPSoC architecture. Task
mapping and scheduling problem is formulated as ILP and
the schedule length is minimized by reducing the inter-
processor communication overhead. In another study, Wang
et al. deployed homogeneous MPSoC architecture for real-
time streaming applications and integrated task level coarse-
grained software pipelining with DPM and DVFS to reduce
the total energy consumption. A two-phase energy optimiza-
tion algorithm is developed wherein the first phase DAG is
transformed into independent task model using re-timing.
In the second phase GA based algorithm known as GeneS is
used to find a feasible schedule and DVFS and DPM are used
to reduce computation and inter-processor communication
energy consumption [23]. Though, processing and commu-
nication energies are minimized but both the studies do not
consider NoC based communication. Furthermore, in this
study all processors are assumed to be homogeneous.
Huang et al. [21] extended the ILP formulation to both
communication and processing energies optimization of
NoC-MPSoCs platform with heterogeneous processors.
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Li andWu [24] proposed a two-step contention and energy-
aware real-time task mapping on NoC based homogeneous
MPSoC architecture. First, task mapping is formulated as a
quadratic binary programming problem that minimizes the
communication energy. Second voltage levels are assigned to
each task and communication using GA.
Tariq et al. [7] used NoC based heterogeneous MPSoC
and minimized the total energy consumption of tasks with
conditional precedence constraints. They have proposed an
Iterative Offline Energy-aware Task and Communication
Scheduling (IOETCS) Algorithm that collectively performs
scheduling and voltage scaling. They have proposed an NLP
based algorithm that given an initial schedule generated by
Earliest Successor-Tree-Consistent Deadline First algorithm
assigns each task and communication optimal voltage and
frequency levels within a continuous voltage and frequency
range. The optimal continuous voltage and frequency levels
are thenmapped to valid discrete voltage and frequency levels
using either an ILP or Heuristic based algorithms. However,
in their approach they have not integrated DPM with DVFS
and assume that no energy is consumed during the idle time
slots.
Unlike the aforementioned studies we consider NoC based
heterogeneous MPSoC architecture with distributed memory
for real-time dependent task represented by a DAG. More-
over, We reduce both processing and communication energy
consumption and integrate DVFS and DPM in our developed
CITM-VA heuristic while explicitly considering NoC links
contention. To the best of our knowledge, we have proposed
the first approach to solve this problem.
III. PRLIMINARIES
In this section we introduce models on which the proposed
contention and energy-aware static task mapping approach
CITM-VA is based. In this paper tiles and processors are used
interchangeably.
A. APPLICATION MODEL
A real-time application with dependent tasks can be modeled
by a Directed Acyclic Graph (DAG) as shown in FIGURE 2.
A DAG, G(V ,E,X ) is an edge weighted task graph. V =
{v1, v2, . . . , vn} is a set of nodes and each node vi ∈ V
represents a task (a sequential chunk of execution). Each task
vi has an execution requirement in worst case clock cycles on
a processor pej represented by NCC(i,j) as well as an implicit
deadline. E ⊆ V ×V denotes a set of edges where each edge
(vi, vj) ∈ E represent a data dependency relation between
tasks vi and vj. X is a set of edge weights. Thus, χ(i,j) the
edge weight of an edge (vi, vj) is the volume of data sent from
vi to vj in units of bits. Each task in DAG has an individual
deadline.
B. PLATFORM MODEL
NoC based MPSoC consisting k number of heterogeneous
tiles is considered as demonstrated in FIGURE 3(a). Each
tile is comprised of local memory, processor (pe) and a
FIGURE 2. DAG representation of real-time application.
network interface. Therefore, MPSoC contains a set P =
{pe1, pe2, . . . , pek} of k DVFS-enabled processors. The links
that provide connection between the router (represented
by R) and tile are termed as Local Links while Global
links interconnect the routers with each for data commu-
nication purposes. Each processor pei ∈ P can oper-
ate at {(Vdd1 , f1), (Vdd2 , f2), . . . , (Vddn , fni )} set of ni dis-
crete voltage-frequency levels. Moreover, each processor
supports DPM and can be switched into different power
modes.
C. COMMUNICATION INTERCONNECT MODEL
A 2D mesh topology NoC architecture is assumed for
inter-processor communication. It consists Nx rows and
Ny columns of the routers therefore, k number of routers
are equal to Nx × Ny. Each routers is comprised of five
ports to communicate with neighbor routers and a proces-
sor as shown in FIGURE 3(b). Each ports has a Link and
buffer. All links are identical and full duplex with band
width bw. Similar to the processors the links in NoC can
operate at n set of discrete voltage/frequency levels i.e.
{(Vdd1 , f1), (Vdd2 , f2), . . . , (Vddn , fn)}.
We assume a simple and energy efficient Wormhole (WH)
packet switching technique for NoC communication. WH
splits the data packet into small pieces called FLITS and
they are delivered in a pipelined fashion in the network. Fur-
thermore, we assume widely used deterministic XY routing
scheme. The distance between two processors pei and pej
in 2D mesh is given by the Manhattan distance ηi,j = |xi −
xj| + |yi − yj|, where (xi, yi) are the coordinates of processor
pei and (xj, yj) are the coordinates of processor pej in the
mesh.
D. ENERGY MODEL
We consider the energy consumed by processors, routers and
network links in our energy model. The dynamic power Pdi
dissipated in executing a task vi on a pej is given by the
following equation [22], [48]:
Pdi = CeffiV 2ddj fj (1)
where, Vddj , fj, and Ceffi denote the supply voltage, oper-
ating frequency and the effective load switching capaci-
tance, respectively. This mathematical relation shows that
decrease in dynamic power occurs when the supplied voltage
is reduced thus, Equation (1) serves as the baseline for DVFS.
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FIGURE 3. 2D-mesh topology based NoC-MPSoC. (a) NoC-MPSoC
architecture. (b) NoC router structure.
The total power (PTi ) dissipated in executing a task on a
pej is the sum of the dynamic power, the static power and
inherent power Pon required to keep the processor on i.e. idle
power when no task is running on the processor. At Vddj and
fj, the PTi is calculated as follows [22]:
PTi = Pdi + Lg(VddjK3eK4Vddj eK5Vbs + |Vbs|Ijn )+ Pon (2)
where K3, K4 and K5 are technology dependent constants, Lg
is the number of logic gates in the circuit and Ij and Vbs are
junction leakage current and body-bias voltage, respectively.
As E = P × t , where t shows time so, the energy Ei
consumed in executing a task vi on pj is given as follows [7],
[18]:
Ei = Ceff V 2ddiNCCi + Lg(VddK3eK4Vdd eK5Vbs + |Vbs|Ij)ti
(3)
where ti is the execution time of vi and is given by ti = NCC(i,j)fj .
The operating frequency f and supply voltage Vdd are related
by the following equation [48]:
f = (Vdd + Vth)α/K6LdVdd (4)
where Vth is the threshold voltage, K6 is the process depen-
dent constant, Ld is the logic depth of the processor critical
path and α reflects velocity saturation ( 1.4 ≤ α ≤ 2). So,
according to Equation (4) energy consumption rely on the
voltage and frequency level assigned to the tasks.
The energy consumed by the processor when it is idle in
an active mode is given as follows:
Eidle = Pa × tidle (5)
where Pa is the power consumed by the processor in active
mode and tidle is the time period for which the processor is
idle. Similarly, the energy consumed by a processor in the
sleep mode is calculated by:
Esleep = Psleep × tsleep (6)
where Psleep is the power dissipated by the processor in sleep
mode and tsleep is the duration for which processor stays
in sleep mode. Since Pa > Psleep, energy efficiency can
be achieved by switching the processor into a sleep mode.
However, there are switching costs associated in transitioning
the processor between active and sleep modes. The processor
break even time tBET represents the shortest duration of idle
time interval that justifies processor’s transition from active
mode to sleep mode. Thus, if this interval is shorter than
tBET the mode switch overheads are larger than the energy
saving and therefore, transition to low power mode should be
avoided. The definition of tBET is given as follows:
tBET = max
{
tsw,
Esw
Pa − Psleep
}
(7)
where tsw and Esw are total switching time interval and total
switching energy overhead respectively.
Under the fixed operational frequency fl of the links the
time taken to transmit the message (χi,j) of a communication
is in general dominated by the serialization delay. The execu-
tion time ticom of transmitting a message for communication
ei = (vs, vd ) is given as follows [7]:
ticom =
χ(i,j)
fl × bw (8)
Let the parent node vs of ei be mapped on pei and its child
node vk be mapped on pej. Then the hop count between pei
and pej is given as ηi,j. The energy consumed in transmitting
one bit of a message ei is Ebit = ERbit (η(i,j) + 1)+ η(i,j)Elbit ,
whereERbit is the energy consumed by a router in transmitting
one bit and Elbit is the energy consumed by links in trans-
mitting a bit. The energy Eci consumed in transmitting χ(i,j)
volume of data is calculated as follows [7], [24]:
Eci = χ(i,j)ERbit (η(s,d) + 1)+ χ(i,j)Elbitη(s,d) (9)
Elbit = Pifj × bw (10)
where Pi shows the total power consumption for one bit on
the links that ei traverses at fi. Thus, Pi is the sum of static
power (Ps) and dynamic power (Pd ) i.e. Pi = Pdi + Psi [48].
Inserting Equation (10) in Equation (9) yields the following
equation:
Eci = χ(i,j)((η(s,d) + 1)ERbit + η(s,d)
Pi
fj × bw ) (11)
Equation (11) indicates that communication energy can be
reduced by assigning optimal discrete frequency or voltage
levels (as voltage and frequency are interchangeable accord-
ing to Equation (4)) to mesh topology NoC links for transmit-
ting the data.
IV. CONTENTION AND ENERGY-AWARE APPROACH
Energy optimization of real-time tasks with precedence and
deadline constraints count on the mapping because hetero-
geneous MPSoC architecture consists of different perfor-
mance profiles processors. Moreover, energy saving is asso-
ciated with the order in which both the tasks and com-
munications are executed. Thus, a significant amount of
energy reduction can be achieved by prioritizing shorter
deadlines tasks and communications among the nodes. This
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TABLE 1. Terms and notations.
priorities assignment strategy enables DVFS technique to
efficiently utilize the available slack by assigning lower
voltage levels to the tasks. Moreover, tasks and commu-
nication deadlines of real-time application are not violated
by DVFS technique which ensures high QoS. Furthermore,
DPM also plays a vital role when processor’s leakage power
in idle mode is taken into consideration and energy efficiency
can be increased by switching the processors into a low-
power state. Therefore, the quality and energy efficiency
of an approach targeting heterogeneous MPSoCs architec-
ture is influenced by four factors: (1) Task Mapping (2)
Voltage Scaling (3) Task Ordering and (4) Slack Power
Management. Therefore, algorithms 1-4 are developed for
these steps implemented in an integrated manner. Moreover,
the notations and terms used in these algorithms are listed in
TABLE 1.
Before CITM-VA approach is explained which is demon-
strated in Algorithm 1, extended graph (Ge) is defined. Basi-
cally Ge is the transformed version of a traditional DAG
(G). So, Ge is generated by inserting additional node Vs in
G for each edge (vi, vj) whose head node Vj and tail node
Vi are mapped to different processors. Two edges (vi, vs)
and (vs, vi) are put in place of the edge (vi, vj) in Ge. These
additional nodes represent communication nodes. Ge can
be denoted as G(V + V ∗,E), where V shows set of task
nodes, V ∗ indicates set of communication nodes and E is
edges set. The transformed graph Ge of the traditional G
consisting of nine nodes given in FIGURE 2 is exhibited in
FIGURE 4.
A. CITM-VA
Algorithm 1 shows CITM-VA approach that fundamentally
consists of four implementation steps i.e. (1) Initial Solution
(2) Solution Refinement (3) Stagnation Control, and (4) Ter-
mination. Each step of the CITM-VA approach is explained
as follows:
Algorithm 1 CITM-VA
input : A DAG G, tasks Deadlines, an MPSoC, total number of
iterations  and total number of initial solutions κ
output: Task to processor mapping map and voltage levels vol
corresponding to tasks an communications.
1 Construct two matrices 5 and 9 of zeros having dimensions
κ × |V | and κ × |V ||E| respectively;
2 for η← 1 to κ do
3 for each vi ∈ G′e do
4 if vi is task node then
5 5[η][i]← drand()(|P| − 1)+ 1e;
6 9[η][i]←Maximum Voltage Level;
7 else
8 9[η][i]←Maximum Link Voltage Level;
9 for η← 1 to κ do
10 Construct an extended graph Ge given a mapping ;
11 [f , e]← ELFTF(Ge,5,9, η);
12 Compute solution fitness(f , e) value according to equation
(12) ;
13 while 1 do
14 Sort solutions in descending order of their fitness values;
15 if stopping criteria satisfied then
16 if the solution with highest fitness feasible then
17 Copy first row of 5 to map and 9 to vol;
18 else
19 No feasible solution found;
20 break;
21 if stagnation detected then
22 Sort solutions in descending order of their fitness values;
23 Delete b 12κc solutions with smaller fitness value;
24 Construct two matrices 5′ and 9 ′ of zeros having
dimensions
⌊
1
2κ
⌋
× |V | and
⌊
1
2κ
⌋
× |V ||E|;
25 for j← 1 to
⌊
1
2κ
⌋
do
26 φ← rand();
27 Copy jth row of 5 and 9 to jth row of 5′ and 9 ′
respectively;
28 Randomly re-map bφ|V |c tasks in jth row of 5′ to
other processors at maximum voltage level;
29 Construct the extended graph Ge for mapping given
by jth row of 5′;
30 [f , e]← ELFTF(Ge,5′, 9 ′, j);
31 Compute the fitness fitness(f , e) of the jth solution;
32 Merge the matrix 5′ with 5 and 9 ′ with 9;
33 Delete
⌊
1
3κ
⌋
solutions with smaller fitness values;
34 Construct two matrices5′ and 9 ′ of zeros having dimensions⌊
1
3κ
⌋
× |V | and
⌊
1
3κ
⌋
× |V ||E|;
35 for j← 1 to
⌊
1
3κ
⌋
do
36 η← drand()(κ −
⌊
1
3κ
⌋
− 1)+ 1e;
37 Copy the η row of 5 and 9 to jth row of 5′ and 9 ′
respectively;
38 Construct the extended graph Ge for mapping given by jth
row of 5′;
39 [f , e]← ReMap(Ge,5′, 9 ′, j);
40 Compute the fitness fitness(f , e) of the jth solution;
41 Merge the matrix 5′ with 5 and 9 ′ with 9;
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FIGURE 4. Extended DAG.
1) INITIAL SOLUTION
In the initial solution step of the CITM-VA first, two matrices
5 and 9 of κ × |V | are generated of κ × |V ||E| dimen-
sions respectively. Where κ denotes the input parameter of
CITM-VA algorithm. It performs the following step to gener-
ate an initial solution.
1) First, task node vi is randomly mapped to a processor,
1 ≤ i ≤ |V | (Line 5) to generate each row of matrix5.
Then each row of matrix 9 is generated through maxi-
mum processor voltage assignment to a task vi where it
is mapped and maximum link voltage is assigned if vi
is a communication node 1 ≤ i ≤ |V ||E| (Lines 6-8).
2) Now each row of5 and9 forms a solution. Therefore,
to compute the fitness value, first a schedule is gener-
ated using Earliest Latest Finish Time First (ELFTF)
algorithm described in Section IV-C (Lines 9-12).
3) Then ELFTF returns the feasibility and energy of each
solution. Thereby, provided the energy and feasibility
of each solution the fitness value is computed using
fitness function given in Equation (12).
Fitness(feasible, e) =

1
e
if feasible is true
−∞ otherwise
(12)
2) SOLUTION REFINEMENT
The obtained solutions from step 1 are sorted in a decreasing
order of the fitness value in each iteration of the while loop
(Lines 13-41).
1) First, b 13κc solutions are deleted with smaller fitness
value. Then b 13κc new solutions are generated from the
remaining solutions with higher fitness values (Lines
33-41).
2) Second, a new solution from an existing solutions is
generated by re-mapping a task node to a processor
and/or voltage level or a communication to a voltage
level such that total energy is minimized and dead-
lines are satisfied by using ReMap algorithm which is
explained in Section IV-B (Line 39).
3) Finally, the solution is updated if energy savings occur
otherwise the existing solutions remain unchanged
using the ReMap algorithm. The fitness value of each
solution is calculated and new solutions are combined
with existing solutions to generate κ solutions for the
next iteration.
3) STAGNATION CONTROL
As CITM-VA adopts an elitism based searching approach
and keeps the best and discards the worst solution in each
iteration. Therefore, CITM-VA is prone to stagnation sim-
ilar to other elitist approaches. Stagnation occurs when no
improvement in the energy reduction is observed over a cer-
tain number of predefined iterations. In case of stagnation
detection, a stagnation control strategy is followed to escape
from local optimum (Lines 21-32).
1) We delete b 12κc solutions with the smaller fitness val-
ues are deleted from κ solutions (Line 23).
2) Then, b 12κc new solutions are generated from the
remaining b 12κc solutions (Lines 26-29).
3) After new solutions generation the fitness value for
each existing and new solution is computed which
collectively form κ solutions (Lines 30-32).
4) TERMINATION
CITM-VA is terminated when a maximum number of itera-
tion  reach. Before termination CITM-VA performs a final
check and determines the feasibility of the solution generated
(Lines 16-20).
1) If the solution found with maximum fitness values
is feasible then perform the operations and produce
results of the given problem.
2) Otherwise CITM-VA cannot produce results for the
given problem.
B. REMAP
Algorithm 2 shows our ReMap strategy that is used to map
all the task nodes of Ge to the processors of MPSoC and
communication nodes to NoC links respectively for higher
energy savings.
1) First, task nodes are re-mapped to each processor and
voltage/frequency level of the MPSoC architecture for
a given problem (Lines 6-20).
2) Second, tentatively all the possible link voltages are re-
assigned to each of the communication node (Lines 22-
34).
3) After each re-map process,ELFTF is used to determine
the energy consumption and feasibility of the schedule
and the Rank(vi) of the newly generated schedule is
calculated using Equation (13) (Line 16 and/or 29):
Rank(vi) =

e− Enew
NC(i,k)
f newi
− NC(i,k)f curi
if vi is task node
e− Enew
xi
bwf newi
− xibwf curi
otherwise
(13)
4) Finally, a node with highest rank is selected to update
the solution.
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Algorithm 2 ReMap
input : A DAG Ge, matrix 5, matrix 9 and index η.
output: Schedule feasibility indicated by f , energy e.
1 Rankselect ←−∞;τ ←−1;ρ ←−1;0←−1;e← 0;
f ← true;
2 for each vj ∈ Ge do
3 Rank(vi)←−∞;
4 if vi is a task node then
5 for each pek ∈ P do
6 Find the highest voltage level V Ldd on pek that
minimize total energy consumption;
7 ϒ ← {Vmindd , . . . ,V Ldd }; F Vmindd : lowest voltage,
voltage levels higher than V Ldd not considered
8 for each Vdds ∈ ϒ do
9 tempProc← 5[η][i]; 5[η][i]← k; F
Remap task to processor pek
10 Update Ge according to new mapping;
11 tempVol ← 9[η][i]; 9[η][i]← s;
12 [Feasible,Enew]← ELFTF(Ge,5,9, η);
13 9[η][i]← tempVol; 5[η][i]← tempProc;
14 if Feasible then
15 Compute frequencies f curi and f
new
i
corresponding to voltages ψ[η][i] and
Vdds respectively;
16 Rank(vi)← Ecur−EnewNC(i,5[η][i])
f newi
−NC(i,5[η][i])
f curi
;
17 if Rank(vi) > Rankselect then
18 Rankselect ← Rank(vi);τ ← i;ρ ←
s; e← Enew;0← k;
19 else
20 break;
21 else
22 Find the highest link voltage level V Ldd that minimize
total energy consumption; ϒ ← {Vmindd , . . . ,V Ldd };
23 for each Vdds ∈ ϒ do
24 tempVol ← 9[η][i]; 9[η][i]← s;
25 [Feasible,Enew]← ELFTF(Ge,5,9, η);
26 9[η][i]← tempVol;
27 if Feasible then
28 Compute frequencies f curi and f
new
i
corresponding to voltages ψ[η][i] and Vdds
respectively;
29 Rank(vi)← Ecur−Enewxi
bwf newi
− xi
bwf curi
;
30 if Rank(vi) > Rankselect then
31 Rankselect ← Rank(vi);τ ← i;ρ ← s;
e← Enew;
32 else
33 break;
34 if τ 6== −1 then
35 if vi is a task node where i = τ then
36 5[η][τ ]← 0;9[η][τ ]← ρ;
37 else
38 9[η][τ ]← ρ;
39 else
40 f ← false;
Algorithm 3 ELFTF
input : An extended DAG Ge, matrix 5, matrix 9
and current chromosome index η
output: Schedule feasibility indicated by binary
variable Feasible, total energy eT .
1 Feasible← True; eT ← 0;
2 for each vi in reverse topological order of Ge do
3 if vi is a task node then
4 for each vj ∈ ISuc(vi) do
5 Compute frequency fj of node vj
corresponding to voltage level 9[η][j];
6 if vj is a task node then
7 LFTi← min{di,LFTj− NCC(j,5[η][j])fj };
8 else
9 LFTi← min{di,LFTj − xjfjbw };
10 else
11 Compute frequency fj of task vj corresponding
to to voltage level 9[η][j];
12 LFTi← LFTj − xjfjbw ;
13 Create a copy G′e of Ge;
14 ∀vi ∈ Ge esti← 0; F Set the earliest start time (est) of
all the tasks and communication nodes to zero
15 Insert all the source nodes in G′e to ready queue R;
16 while R is not empty do
17 for each vi ∈ R do
18 PRIi← esti + LFTi;
19 Select the node vi with the smallest value of PRI
from R;
20 if vi is a task node then
21 Find the latest scheduled task on pei the
processor where vi is mapped, vl is null if vi is
the first task to be scheduled on pei ;
22 eT ←
eT + E(i, 9[η][i],5[η]][i])+ SPM (vl, vi) ;
23 tstarti ← esti;
24 tfinishi ← tstarti + NC(i,5[η][i])fi ;
25 for each unscheduled node
vj ∈ cSet(vi) ∪ ISuc(vi) do
26 estj← max{estj, tfinishi };
27 else
28 eT ← eT + Ec(i, 9[η][i]);tstarti ← esti;
29 tfinishi ← tstarti + volilwfi ;
30 for each unscheduled node
vj ∈ cSet(vi) ∪ ISuc(vi) do
31 estj← max{estj, tfinishi };
32 if tfinishi > di then
33 Feasible← False;
34 Delete vi and all its outgoing edges from G′e;
35 Insert all the source nodes in Ge to R;
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Algorithm 4 SPM
input : Nodes vi and vj
output: Energy E consumed during the idle interval.
1 tidle← ρj − ζi; F If vi is NULL then ζi← 0
2 Calculate tBET using equation (7);
3 if tidle ≥ tBET then
4 E ← (tidle − tsw)Psleep + Esw;
5 else
6 return E ← Eidle;
C. ELFTF
CITM-VA algorithm examines the feasibility of the sched-
ule under given mapping and voltage assignment (for tasks
and communications) by calling Algorithm 3. Algorithm 3
demonstrates ELFTF approach. The two major steps per-
formed by ELFTF are explained as follows:
1) For each task and communication node first the latest
finish time is computed (Lines 2-12).
2) A schedule for nodes is generated based on their prior-
ities represented by PRI where PRI is equal to the sum
of latest finish time and the earliest start time (16-35).
Nodes with smaller value of PRI have higher priority
over nodes with larger value of PRI . The nodes with
higher priorities are scheduled earlier in time compared
to nodes with lower priorities.
To achieve the goal of the second step first a set named
cSet(vi) is defined. Before cSet(vi) is defined concurrent
nodes are defined. Two nodes in Ge are concurrent if they
are not reachable from each other in Ge. For a task node
vi, cSet(vi) is defined as a set of task nodes concurrent to
vi and mapped on the same processor where vi is mapped.
For a communication node vi, cSet(vi) is a set of com-
munication nodes concurrent to vi and have conflict with
vi (communication nodes have conflicts if they use same
NoC links). Therefore, after a node is scheduled the earli-
est start time of all the nodes that belong to cSet(vi) and
ImSuc(vi) are updated to finish time of vi. This ensures
that no two nodes that are concurrent are scheduled at the
same time and the nodes with smaller priority are scheduled
later than nodes with higher priority. The schedule feasi-
bility is determined and its energy is also computed in the
process.
D. SLACK POWER MANAGEMENT
There may be slack available after voltage scaling. As dis-
cussed in section III-D the processor can remain in active
state during the idle period or it can switch to sleep state. This
is determined by Algorithm 4 the Slack Power Management
(SPM). After scheduling a node we call SPM (in ELFTF, Line
22). It performs the following steps:
1) We first determine the length of idle time slot tidle
(Line 1).
2) We calculate break even time tBET (Line 2).
TABLE 2. Real-world benchmarks description.
3) If idle interval is greater than or equal to break
even time then the processor is switched to sleep
mode otherwise the processors stays in active
mode (Lines 3-6).
V. RESULTS AND DISCUSSION
The energy performance of CITM-VA scheme is evaluated
by comparing it to a GA based Energy-efficient Contention-
aware Mapping (ECM) approach developed by Li and
Wu [24]. Primarily ECM maps DAG tasks on NoC based
homogeneous MPSoC architecture using quadratic binary
programming to minimize the communication energy by
applying relaxation-based iterative rounding. Then a GA is
used to assign discrete voltages to the task and communi-
cation nodes for processing energy consumption reduction
considering the deadline. It performs mapping and voltage
scaling separately and does not consider LTF of the tasks
to generate a suitable task schedule. Moreover, energy per-
formance profiles of the processors are not considered for
higher energy efficiency. Additionally energy consumption
during the idle period of the processors is assumed negligible
which is not a practical scenario. A certain amount of energy
consumes to keep the processor on even if there is no task
running on it.
A. EXPERIMENTAL SETUP
Five real-world benchmarks listed in TABLE 2 are selected
from E3S [42], which is the most suited and widely adopted
benchmarks suite in the automated system level allocation
and scheduling research [42], [49]. In the experimental anal-
ysis, a NoC based MPSoC architecture with heterogeneous
DVFS-enabled processors is used. Furthermore, the proces-
sors have the capability to switch into different power modes.
The results are generated considering different scenarios and
parameters. A 70 nanometers (nm) processor technology is
adopted from [18] and the values of the different parameters
are given in TABLE 3. These parameters show CMOS fabri-
cation in 70 nm technology. The reason behind considering
70 nm CMOS technology is that leakage power consump-
tion constitutes a significant portion of the total power [18],
[48]. Subsequently, which makes it a suitable technology
for CITM-VA which targets to optimize the leakage power
consumption during the idle period of the processor for real-
time applications. In the future dynamic power would be
dominated by leakage power consumption in the modern
embedded systems [50]. Therefore, static energy consump-
tion optimization is important.
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TABLE 3. 70 nm processor technology parameters.
TABLE 4. Processors power consumption modes.
TABLE 5. Type 1 processor operating speed.
TABLE 6. Type 2 processor operating speed.
The simulation environment is built in Matlab version
R2016a moreover, the experiments are conducted using hard-
ware platform of Intel(R) Xeon(R), i5-3570 CPUwith a clock
frequency of 3.5 GHz and 16.0 GB memory, 10 MB cache.
Two types of processors, Type 1 (Transmeta Crusoe) and
Type 2 (PXA-250) are deployed. Type 1 processor model
is acquired from [18] and operates at five different voltage
levels in the range from 0.65 V to 0.85 V with 50 mV
step. Type 2 is modeled using processor in [51] and it oper-
ates at four discrete voltage levels from 0.85 V to 1.3 V
with 0.15 V step size. The power and energy consumption
for different power modes of these processors are listed in
TABLE 4. Where TABLE 5, and TABLE 6 show the operat-
ing speed, i.e. different voltage and frequency levels of type
1 and type 2 processors respectively. Furthermore, intlinprog
solver for programming ILP problems is also used in the
simulation.
B. CITM-VA ENERGY PERFORMANCE
Different results have been generated considering the param-
eters such as dynamic energy (d), static energy (s), number
of tiles or NoC structure and makespan. TABLE 7 shows the
dynamic energy consumption of the real-world benchmarks
using a different number of tiles. Dynamic plus static energy
consumption is summarized in TABLE 8. Where the energy
FIGURE 5. 5× 4 NoC containing 20 tiles.
FIGURE 6. 6× 4 NoC containing 24 tiles.
consumptions at 0.9 × (Makespan)ECM and Makespan Mul-
tiplier (MM) ranging from 0.9 to 1.1 with 0.05 step are listed
in TABLE 9, and TABLE 10 respectively.
1) 5× 4 NOC
FIGURE 5 shows the energy performance comparison of 5
real-world benchmarks using 5× 4 NoC, i.e. 20 tiles. X-axis
represents the benchmarks (task graphs) and Y-axis denotes
the energy consumption in joules (J). The proposed CITM −
VA performs better than ECM in terms of energy savings.
Numerically (CITM − VA)d achieves ∼ 23% total energy
efficiency over (ECM )d . This energy performance improve-
ment is because unlike (ECM )d the developed approach
(CITM − VA)d deploys heterogeneous MPSoC architecture
while explicitly considers energy performance profiles of
the processors and generates a feasible solution with lower
energy consumption. Moreover, (CITM − VA)d performs
mapping, scheduling and voltage scaling in an integrated
manner to guide the given task mapping problem to a more
energy efficient solution. Some task nodes after execution
on MPSoC platform may produce idle slack on the pro-
cessors which is not addressed by (ECM )d+s. Contrarily,
beside the mapping and voltage scaling (CITM−VA)d+s also
deploys DPM strategy to minimize the energy consumption
during processor’s idle slack period. A ∼ 25% increase
in the total energy consumption (CITM − VA)d+s occurs
compared to (CITM − VA)d because of the leakage power
consumption. Compared to (ECM )d+s the proposed energy
management approach (CITM − VA)d+s saves ∼ 27% total
energy.
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TABLE 7. Real-world benchmarks dynamic energy consumption.
TABLE 8. Real-world benchmarks dynamic+static energy consumption.
TABLE 9. Real-world benchmarks dynamic+static energy at 0.9× (makespan)ECM .
TABLE 10. Energy response at different MM values using 28 tiles MPSoC architecture.
2) 6× 4 NoC
The energy efficiency of CITM − VA is further investigated
for all 5 benchmarks when number of tiles are increased to
24 as shown in the FIGURE 6. A reduction in the overall
energy consumption occurs when number of tiles are changed
from 20 to 24. For example, MP3 consumed 1.139 J, 1.415 J
for (CITM − VA)d and (CITM − VA)d+s respectively using
20 tiles NoC. These energy values are reduced to 1.074 J and
1.402 J for (CITM −VA)d and (CITM −VA)d+s respectively
when 6×4 NoC with 24 tiles is deployed. This energy reduc-
tion occurred due to the availability of more number of low
energy performance processors for task mapping. Relatively
a smaller decrease in energy consumption resulted for ECM
because it uses MPSoC platform containing homogeneous
processors with the same energy performance profiles. The
proposed approach (CITM − VA)d achieves an average ∼
25% energy improvement compared to (ECM )d . Moreover,
∼ 30% energy efficiency is attained by (CITM−VA)d+s over
(ECM )d+s.
3) 7× 4 NOC
FIGURE 7 demonstrates the energy consumption comparison
when 7 × 4 NoC deploying 28 heterogeneous processors on
MPSoC architecture is used. A similar pattern like FIGURE
6 is followed by the energy consumption in this case though,
the energy savings increased to ∼ 25% and ∼ 30% for
(CITM−VA)d and (CITM−VA)d+s respectively. For instance
(CITM − VA)d of MP3 reduces to 0.971 J from 1.074 J
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FIGURE 7. 7× 4 NoC containing 28 tiles.
FIGURE 8. Robustness.
and (CITM − VA)d+s minimizes to 1.361 J from 1.402 J
when number of tiles are increased from 24 to 28. A similar
decrease in the energy consumption is observed for other real-
world benchmarks. The energy consumption reduction using
CITM − VA is steeper than ECM . Moreover, (CITM − VA)d
and (CITM − VA)d+s improve the energy efficiency ∼ 27%
and ∼ 33% respectively.
4) ROBUSTNESS AND QOS
The robustness and QoS of both the schemes are analyzed
when the makespan generated by ECM is considered as
baseline and multiplied with MM of 0.9 as exhibited in
FIGURE 8. The ECM approach can not produce energy con-
sumption approximation at 0.9 × makespan because it does
not implement ELFTF strategy to re-arrange the task nodes
order according to the deadline set. Therefore, QoS degrades
at strict deadline and ECM fails to efficiently perform task
mapping and voltage scaling at strict deadlines for real-time
applications. Thus, ECM shows no robustness and exibits
poor QoS. Contrarily, CITM − VA@(0.9 × makespan)ECM
converges at strict deadlines and produces energy consump-
tion values. Though the energy efficiency reduces to ∼ 18%,
∼ 24% for (CITM −VA)d and (CITM −VA)d+s compared to
the normal makespan.
5) ENERGY AND MM
FIGURE 9 demonstrates the total energy consumption of
real-world benchmarks for different makespan when 7 × 4
NoC with 28 tiles is used. The total energy consumption of
both CITM − VA and ECM decreases when MM value is
FIGURE 9. Energy and makespan multiplier relation .
increased from 0.9. This reduction of energy consumption
is due to the expansion in the common deadline and lower
discrete voltage levels can be applied to the tasks and commu-
nication nodes. It is worth noticing that CITM−VA generates
energy consumption values even at strict deadlines while
ECM does not converge and fails to produce output below
1.0 value of MM. Moreover, the total energy consumption
of ECM for all benchmarks is higher than CITM − VA. So,
CITM − VA performs better than ECM at different values of
the MM.
VI. CONCLUSION
In this paper, an investigation is performed on contention-
aware static mapping and voltage scaling for real-time DAG
task set with precedence constraints and individual dead-
lines using NoC based heterogeneous MPSoC architecture
with DVFS-enabled processors. The proposed CITM-VA
approach optimizes both the communication and computa-
tional energy and performs task mapping, scheduling and
voltage scaling in an integrated manner. It adopts ELFTF
strategy and generates a prioritized task schedule to ade-
quately utilize the available slack and links. ReMap algorithm
is used to efficiently map the task and communication nodes
to the resources and discrete voltage levels such that over-
all energy consumption is reduced. To further improve the
energy savings DPM is deployed when an idle processor is
in a high-power consumption state. Contention between the
communications traversing the same link is eliminated by
dedicating the links to higher priority communications. The
extensive evaluation results illustrate that compared to state-
of-the-art technique ECM, the proposed approach CITM-VA
achieves better energy efficiency, i.e. an average ∼ 30%.
Moreover, it also maintains high QoS and robustness at strict
task deadlines with significant energy savings.
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